Application No.: 10/762,572 3 Docket No.: 204552031600

AMENDMENTS TO THE CLAIMS

1. (Currently Amended) A compound semiconductor FET comprising:

an undoped AlN layer provided on a substrate;

a plurality of III-N layers provided on the AlN layer, the III-N layers including an undoped GaN layer;

an n-type delta doped HI-N <u>GaN</u> layer interposed between the <u>undoped</u> AlN layer and the <u>plurality of III-N layers undoped GaN layer</u>, and having dopant concentration for reducing discontinuity of an electric field at an interface between the AlN layer and the <u>HI-N layers the undoped GaN layer</u>;

- a source electrode;
- a gate electrode; and
- a drain electrode.
- 2. (Original) The compound semiconductor FET according to claim 1, wherein the n-type delta doped III-N layer is an n-type delta doped GaN layer,

wherein the plurality of III-N layers comprise a GaN layer and an AlGaN layer formed on the GaN layer, and

wherein the source electrode, the gate electrode, and the drain electrode are provided on the AlGaN layer.

3. (Previously Presented) The compound semiconductor FET according to claim 1, further comprising an insulating layer on an uppermost layer of the plurality of III-N layers, wherein the n-type delta doped III-N layer is an n-type delta doped GaN layer,

wherein the plurality of III-N layers comprise a GaN layer and an AlGaN layer formed on the GaN layer,

wherein the source electrode and the drain electrode are provided on the AlGaN layer, and wherein the gate electrode is provided on the insulating layer.

Application No.: 10/762,572 4 Docket No.: 204552031600

4. (Canceled)

5. (Previously Presented) The compound semiconductor FET according to Claim 1, wherein material of the substrate is sapphire,

wherein each of the semiconductor layers formed upon the substrate is of a C-plane Gasurface type, and

wherein sheet doping concentration of the n-type delta doped III-N layer is within a range of 1×10^{13} cm⁻² to 2×10^{13} cm⁻².

6. (Previously Presented) The compound semiconductor FET according to Claim 1, wherein material of the substrate is SiC,

wherein each of the semiconductor layers formed upon the substrate is of a C-plane Gasurface type, and

wherein sheet doping concentration of the n-type delta doped III-N layer is within a range of 5×10^{12} cm⁻² to 1.5×10^{13} cm⁻².

7. (Original) An electronic circuit provided with the compound semiconductor FET as defined in claim 1.